
The art, science, and history of processor design. Hosted by @hasheddan.
Joined February 2024
- Tweets124
- Following0
- Followers563
- Likes0
The WebAssembly Founding Story
@TitzerBL tells the story of how WebAssembly evolved out of collaboration between the Firefox team at Mozilla and the V8 team at Google, which was initially motivated by the introduction of asm.js.
Extended clip on the Microarch Club channel: youtu.be/OW6BcH3RTx4
How a Sea of Nodes Compiler Works
@TitzerBL walks through how a Sea of Nodes compiler works, and evaluates both the technical and organizational trade-offs compared to traditional basic block approaches.
Extended clip on the Microarch Club channel: youtu.be/7hENC8mp77c
Extended clip on the Microarch Club channel:
youtu.be/ZzASyujiKO4
Fitting High-Level Languages on Microcontrollers
@TitzerBL describes optimization techniques that can be used to bring high-level language features to microntrollers, such as reference compression, romization, and reachable members analysis.
1000: Ben Titzer
@TitzerBL joins to talk about the history of WebAssembly, the design of V8’s TurboFan optimizing compiler, and the Virgil programming language. We also discuss mitigating side-channel attacks in software, and how to design high performance virtual machines.
Listen anywhere podcasts are found!
microarch.club/episodes/1000…
Successful Hardware Relies on Robust Software Ecosystems
@silikayli discusses the rise of custom silicon and emphasizes the importance of a software ecosystem in the success of new hardware, using NVIDIA's CUDA platform as an example.
Extended clip on the Microarch Club channel: youtu.be/FKysDyOUnc0
Why Verification Became the Chip Design Bottleneck
@silikayli explains why design verification has become a bottleneck in the production of new chips, and how workflows used in software development can be applied to logic design to improve the situation.
Extended clip on the Microarch Club channel: youtu.be/TbyNg7XeP6w
The Power & Limitations of Verilator
@silikayli describes using Verilator, an open source Verilog / SystemVerilog simulator, in industry, detailing the differences between cycle-based and event-based simulators, and the benefits of running simulation in parallel.
Extended clip on the Microarch Club channel: youtu.be/B-eWt8vB6Wo
