Edwin De Jong

I spent two days touring Intel’s most advanced fab and talking to its technical leadership to understand what the chips of the future will look like. A lot of what's coming next – gate-all-around transistors, backside power, CFET, hybrid bonding – is hard to follow without actually seeing it, so we made all the awesome animated explainers that I wish I had while I was prepping. I also asked Intel’s leadership how the semiconductor industry will cope with the enormous shock in demand from AI. AI compute has grown 3x a year for the last decade, but according to Intel's CTO, Intel could only double leading-edge wafer production with today’s global stock of chipmaking tools. What kinds of tricks can foundries pull to extend this crossover point where demand surges way ahead of supply? This was a totally new format for us - hope you enjoy! 0:00:00 – Intro 0:00:47 – How Intel brings up a new process node 0:03:22 – What Intel learned from 10nm 0:06:28 – From planar transistors to gate-all-around 0:13:13 – Why High-NA EUV pays off for Intel but not TSMC 0:19:20 – Could chips have evolved completely differently? 0:23:33 – Inside Intel's "Hot Topics" meeting 0:29:30 – Replacing copper wires with ruthenium 0:32:41 – Why stacked transistors take a decade to ship 0:39:45 – Hybrid bonding and the chip-to-chip bottleneck 0:48:00 – There aren't enough tools to 10x chip production 0:53:14 – Can Intel catch up to TSMC? 1:01:02 – Terafab, and rethinking the fab from scratch