@jackakattack

Full Stack Bug Developer. Texas Forever 🤘

 People's Republic of Berkeley
Joined September 2008
  • Tweets687
  • Following474
  • Followers254
13Media
Include

Only show posts containing:

Exclude

Hide posts containing:

Time range
-
Minimum likes
Replying to @rkshah09
They weren’t bruv. We had 8 three and outs—our anemic offense to blame yet again.
1
7
Thank God for Longhorn Football -- TEXAS FIGHT!
28
92
25
1,114
BuckeyeMOB@Buckeye_MobSep 7
Knock Knock Texas
42
1,804
28
17,802
678,533
Can security escort Ted Cruz out of the stadium right this instant!!! #OSUvsTEX
42
153
11
1,437
31,029
Replying to @LakeAustinBlvd
The people have spoken, Sam.
28
Replying to @CoachK_FBCoach
Thank you coach, you are a real one!
46
Big news from SiFive: We're launching five new RISC-V IPs in our 2nd Gen Intelligence lineup to accelerate AI — from far edge IoT to the data center! - X160 Gen 2 - X180 Gen 2 - X280 / X390 / XM Gen 2 Learn more 👉 sifive.com/press/new-x100-se… #NoLimits
3
6
24
9,452
Mill v1.0.0 is out: a better build tool for #Java, #Scala, and #Kotlin. Check it out! mill-build.org/blog/13-mill-…
3
35
6
140
10,553
The whitepaper is here! Designed to demystify the current state of #openhardware #opensilicon, outline the challenges ahead, and chart a path forward for everyone from startups to silicon giants. chipsalliance.org/news/tac-w…

The Next Chapter in Open Source Silicon- Download the CHIPS Alliance White Paper

CHIPS Alliance has just released a new white paper, CHIPS Alliance and the Open Hardware Landscape, designed to demystify the current state of open hardware, outline the challenges ahead, and chart a...

chipsalliance.org
6
19
2,744
Replying to @jvican
Thanks for the shout out Jorge! We love Scala :)
2
65
It's absolutely crazy to me that the most exciting Scala projects today are actually happening in the hardware RISC-V space with tools like Chisel rather than the traditional, stronghold domains. And, on top of that, they innovate in chip design.
3
10
32
1,816
We have issued an Evacuation Order due to a Tsunami coming to West Berkeley. nixle.us/FZ3E9

Deactivated Alert from Berkeley Police Department : Nixle

We have issued an Evacuation Order due to a Tsunami coming to West Berkeley. EVACUATE NOW People in the Tsunami Zone are in IMMEDIATE DANGER and MUST EVACUATE NOW. Stay east of 7th St. This is ...

nixle.us
3
28
12
37
20,917
For anyone looking, this is the Tsunami risk map for San Francisco on sf72.org
40
151
53
631
301,927
GREAT DAY TO BE A LONGHORN 🤘
66
2,475
86
10,669
315,179
.@ElectronicDesgn shares more on the HiFive Premier P550 development board, featuring a quad-core #RISCV SoC, Imagination GPU, and ESWIN NPU, built for next-gen embedded development. Read all about it: hubs.la/Q02VN2Lc0 #NoLimits

RISC-V Board Backs Developers of Embedded Apps

SiFive's HiFive Premier P550 Development Board delivers RISC-V plus a GPU and NPU.

electronicdesign.com
3
1
17
1,495
“If you’re looking to push the boundaries of what’s possible with RISC-V, this could be the test and development platform you’ve been waiting for.” Dave Altavilla shares his take on the SiFive HiFive Premier P550 development board here: hubs.la/Q02VN58C0 #NoLimits

SiFive HiFive Premier P550: A Potential Game-Changer For RISC-V Development

RISC-V chip design and IP powerhouse, SiFive, just announced availability of its new HiFive Premier P550 dev board, and it's sure to make waves at the RISC-V Summit this week.

forbes.com
6
27
1,866
📢 The SiFive HiFive Premier P550 development boards are now shipping! Grab one from the initial pre-release batch of 100 Yocto-ready boards via @ArrowGlobal, or wait for the Ubuntu-supported version coming in Q4. Learn more: hubs.la/Q02V6v7H0 #RISCV #NoLimits
5
8
2
44
3,124
Replying to @SlackHQ
It has been over 3 years and this is still broken.
1
4
The SiFive Intelligence X280 is out of this world! ⭐ @MicrochipTech is integrating our X280 64-bit #RISCV cores into the company’s high-performance space-flight computing processor. Read more via @ElectronicsNews: hubs.la/Q02Hdmk20 #NoLimits

Microchip goes 64bit with RISC-V, and plans Arm ⋆ Electronics Weekly

Microchip has announced its first 64bit processors, picking the RISC-V instruction set for the initial parts: an octa-core for space and a industrial

electronicsweekly.com
1
13
30
1,821
DeepComputing is showing an early demo of the new RISC-V Mainboard at the @risc_v Summit in Munich next week. This board uses a @StarFiveTech JH7110 with @SiFive RISC-V CPU cores. DeepComputing is also working closely with the teams at @ubuntu and @fedora on Linux support.
1
4
2
194
19,924
Load more