Diagrams for Engineers https://xitter.cf/t.co/SWk8zcbNRW https://xitter.cf/t.co/rYrHOG8AOU https://xitter.cf/t.co/mqrR3ofoer

CM97bf
Joined July 2011
1
16
574
WaveDrom JSON Schema is now in @SchemaStore 🎉 Name files *.wavedrom.json / *.wavejson and get validation, autocomplete and hover docs in VS Code, JetBrains, Neovim & more. Updated schema + setup guide: github.com/wavedrom/schema How do you use it? Feedback welcome 👇
1
8
272
What is the best format of "Design System" ground truth targeting LLM? MD file? HTML+CSS? JS? Design Tokens? How do I have conversation with LLM Agent about design rationale, ideas, principles, guidelines, visual language, aesthetics? Is /design-system/ page just for humans?
8
6
387
WaveDrom retweeted
This is why GPUs cost $6,000
602
3,211
585
21,712
2,713,918
40 years of "Coding" buried engineering "drawing board" skills, collaboration practices, terminology, jargon. More important: spatial thinking, visual languages, diagrams, and approaches of previous era. Now, LLMs render raw Coding obsolete. Are we Back to the Drawing Board.
7
290
6 superintelligent CEOs signed superintelligence renaming document renaming hole country! super!
3
6
288
I think it AI spellchecker's revenge!
1
60
Weekend project
2
391
How often you ask gemini a simple question and it casually spills the master prompt at you?
1
266
1
23
372
11,704
WaveDrom retweeted
2
40
2
821
22,162
WaveDrom retweeted
1
3
21
745
WaveDrom retweeted
In you, there are two social networks.
9
7
1
253
11,774
Just built a thing: turn a $0.10 CH32V003 MCU into a tiny PLD. Write logic in Verilog, my toolchain (Verilator + @cnlohr's ch32fun) lowers it to bare-metal C that bit-bangs GPIO. Slower than a real gate (0.6µs delay) but reprogrammable & already in your drawer & you can solder it & and it is 5V 🧰 Oscilloscope says it works. Huge thanks to @cnlohr for ch32fun and Wilson Snyder for Verilator — without them this wouldn't exist. github.com/wavedrom/cherepan… #electronics #fpga #verilog #riscv #PLD
3
13
44
2,673
31
5
1
125
7,275
13
78
3
1,385
22,767
Replying to @wavedrom @cnlohr
Most of the simulation loops are getting the same input. I have added early check for changes, that improved polling rate and reduced jitter. 2-20 times depending on the logic itself.
1
141