Through work, one develops as a person, provides for family needs, expresses one’s own talent, participates in social life, and builds a better world by collaborating in God’s creative work. The real challenge is to offer everyone opportunities to make the most of their abilities. Unemployment, exploitation, and working conditions that endanger health and life itself are unacceptable (Gaudium et Spes, 67). #GeneralAudience

111

FPGA Bandera · Nov 3, 2026 · 5:51 PM UTC

FPGA Bandera

@LilElseCallerNov 3

We achieved natural markets in DeFI Silicon so market makers can freely test sending orders directly into an FPGA!

131

FPGA Bandera · Nov 3, 2026 · 5:39 PM UTC

FPGA Bandera

@LilElseCallerNov 3

I get asked a lot about how to get started with FPGAs. This blog and @ATaylorFPGA’s content are two great resources for anyone looking to dive in.

Dmitrii Vasilev@t27_devNov 3

One .t27 spec, five targets: 1 ms native object, 5 ms JIT test verdict, arm64 asm listing, CI reference verdict, Verilog RTL. t27b compiles ~70-100x faster than clang, artifact 28x smaller. Measured, commands included: t27.ai/blog/one-spec-five-ta…

One spec, five targets: the t27 backend shootout

[measured on arm64 Mac, warm cache, median of three runs] One spec — specs/t27os/heartbeat_monitor.t27, three tests, six pure functions — taken out five ways: t27b build to a 608 B arm64 object in...

t27.ai

206

FPGA Bandera · Nov 3, 2026 · 5:35 PM UTC

FPGA Bandera

@LilElseCallerNov 3

I feel like optimizing k-way partitioning after my testnet is live.

FPGA Bandera · Nov 3, 2026 · 12:20 AM UTC

FPGA Bandera

@LilElseCallerNov 3

This is really interesting for edgeAI & smaller speciailzed models:)

Rikiya Takehi@rikiyatakehiNov 2

We asked GPT-6 Astra to edit Qwen3.5-0.8B weights to improve math. It directly changed only 0.016% of weights, fixing 0.8B's reasoning loops & improving math up to 6x and even instruction following 3x, without gradients or training. We call this Weight-Space Programming: frontier LLMs can now natively read/write neural network weights! 🧵 Blog: rikiyat.github.io/blog/weigh…

Image from Rikiya Takehi (@rikiyatakehi)

Readers added context they thought people might want to know

LLM was given weights explicitly as text in prompt and used code/forward passes (per authors' logs) to ablate Qwen looping direction, a known thinking-mode issue per model card. Primarily fixed repetition in that mode, not general 'natively' improving weights/math. rikiyat.github.io/blog/weight-sp… github.com/RikiyaT/lm_und… huggingface.co/Qwen/Qwen3.5-0… huggingface.co/RikiyaT/Qwen3.…

186

FPGA Bandera · Oct 23, 2026 · 11:50 AM UTC

FPGA Bandera

@LilElseCallerOct 23

May STEM include artists again?

109

FPGA Bandera · Oct 23, 2026 · 11:30 AM UTC

FPGA Bandera

@LilElseCallerOct 23

time to migrate that 3.3% of my repo to systemverilog.

115

FPGA Bandera · Oct 20, 2026 · 10:51 PM UTC

FPGA Bandera

@LilElseCallerOct 20

I couldn't find a good-quality version of one of my favorite art pieces, so I upscaled it using AI.

311

FPGA Bandera · Oct 20, 2026 · 9:12 PM UTC

FPGA Bandera

@LilElseCallerOct 20

I'm so lucky to go to work everyday

Gustav Hugod

@Gustav_HugodOct 20

I am so lucky to go to work everyday! Atech.dev

355

FPGA Bandera · Oct 15, 2026 · 8:39 PM UTC

FPGA Bandera

@LilElseCallerOct 15

what are my FPGA chuds cooking today

231

FPGA Bandera · Oct 15, 2026 · 7:39 PM UTC

FPGA Bandera

@LilElseCallerOct 15

Know the difference

361

FPGA Bandera · Oct 14, 2026 · 11:48 PM UTC

FPGA Bandera

@LilElseCallerOct 14

And the band begins to playan

218

FPGA Bandera · Oct 14, 2026 · 8:02 PM UTC

FPGA Bandera

@LilElseCallerOct 14

This is what I'm talking about when I say that a couple, talented FPGA companies or even engineerings, can push frontier at MUCH cheaper price, at least on RTL design. It's impressive that no one cares enough, as these models should be the ones that unlock real speed for non RTL frontier.

Adam Taylor

@ATaylorFPGAOct 14

First local LLM building a MicroBlaze System for the SCU35 using a local LLM no frontier model using AMD Ross.

250

FPGA Bandera · Oct 14, 2026 · 6:42 PM UTC

FPGA Bandera

@LilElseCallerOct 14

yesterday I went to sleep without any RTL routing and I felt like I was wasting my day.

198

FPGA Bandera · Oct 14, 2026 · 6:17 PM UTC

FPGA Bandera

@LilElseCallerOct 14

blockchain architect. blockchain as solana, not as anchor blockchain as ethereum, not as solidity.

FPGA Bandera · Oct 12, 2026 · 9:35 PM UTC

FPGA Bandera

@LilElseCallerOct 12

After 3 or 4 iterations, Atech will produce wearables that consumers will buy. And they probably don't even know it yet

David Stålmarck

@DavidStalmarckOct 12

It has never been easier and faster to get into hardware. Modular hardware you can vibe-code. Atech.dev

Image from David Stålmarck (@DavidStalmarck)

207

FPGA Bandera · Oct 12, 2026 · 7:33 PM UTC

FPGA Bandera

@LilElseCallerOct 12

I hope everyone realizes the huge opportunity we have to change the world now that 95% of software is solved.

482

FPGA Bandera · Oct 11, 2026 · 5:51 PM UTC

FPGA Bandera

@LilElseCallerOct 11

i need to improve my memetic arsenal